



Page NO.

1. 1 to 53 – Mid Term
2. 54 to 122- Final Term

MD IFTAKHAR KABIR SAKUR

25th BATCH

COMPUTER AND COMMUNICATION ENGINEERING

International Islamic University Chittagong

COURSE CODE: CCE-3509

**COURSE TITLE: Computer Architecture And
Organization**

COURSE TEACHER:

[Mohammad Nadib Hasan](#)

Lecturer

Computer and Communication Engineering

CCF-3509

Computer Architecture

&

Organization.

Computer Architecture:-

Interconnectivity of Computer's hardware

Components as well as mode of data transfer & processing

Example:-

~~8086~~, made

→ x86, made by Intel & AMD

→ The SPARC, made by sun microsystems and others

→ The powerpc, made by Apple, IBM &

Motorola.

Computer Organization:-

The way system is structured so that all those catalogued tools can be used. The significant components of Computer Organization are ALU, CPU, memory & memory organization.

Differences between Computer Architecture & Computer Organizations

Computer Architecture	Computer Organization
<p><u>(1)</u> It deals with the functional behavior of Computer Systems.</p>	<p><u>(1)</u> It describes how it does it.</p>
<p><u>(2)</u> It deals with the functional behavior of Computer systems.</p>	<p><u>(2)</u> It deals with a structural relationship.</p>
<p><u>(3)</u> It deals with high-level design issues. <u>example:-</u></p> <ul style="list-style-type: none"> <u>(i)</u> von-Neumann Architecture <u>(ii)</u> Harvard Architecture <u>(iii)</u> Instruction Set Architecture <u>(iv)</u> Micro-architecture 	<p><u>(3)</u> It deals with low-level design issues</p> <ul style="list-style-type: none"> <u>(1)</u> Organization of Single accumulator <u>(2)</u> Organization of general registers <u>(3)</u> Stack organization

Computer Architecture

Computer Organization

(4) Architecture indicates its hardware.

(4) Organization indicates its performance.

(5) As a programmer, it can be viewed as a series of instructions, addressing modes and registers.

(5) The implementation of the architecture is called organization.

(6) For designing a computer, its architecture is fixed first.

(6) For designing a computer, an organization is decided after its architecture.

(7) It is called as Instruction Set Architecture (ISA)

(7) It is frequently called microarchitecture.

(8) It makes the computer architecture visible.

(8) It offers details on how well computer performs.

Computer Architecture

(9) Architecture coordinates the hardware ~~or~~ and software of the system.

(10) The software developer is aware of it.

(11) Example:-

Intel, AMD created the x86 processor.

Sun Microsystems & Others created SPARC processor. Apple, IBM and Motorola created the powerpc.

Computer Organization

(9) Computer organization handles the segments of the network of in a system.

(10) It escapes the software programmer's ~~the~~ detection.

(11) Example:-

Organizational qualities include hardware elements that are invisible to the programmer, such as interfacing of computer & peripherals, memory technologies, and control signals.

→ Disk access

→ Better performance.

Basic Operational Concepts

⇒ The primary function of a Computer system is to execute a "program", sequence of instructions. These instructions are stored in Computer memory.

⇒ These instructions are executed to process data which are already loaded in the Computer memory through some input devices.

⇒ After processing data, the result is either restored to Computer memory or, sent to the outside world through some output port.

⇒ To perform the execution of an instruction, works related to ALU, Control Unit, the processor contains a number of registers used for temporary storage of data.

⇒ The program counter monitors the execution of instructions. It keeps track of which instruction is being executed and what the next instruction will be.

⇒ Instruction Register (IR) is used to hold the instruction that is currently being executed.

⇒ Two Register Memory Address Registers (MAR), Memory Data Registers (MDR) are used to transfer data transfer between main memory & the processor.

⇒ The special function registers include PC, IR, MAR & MDR.

⇒ MAR holds the address of the main memory to or from which data is to be transferred.

⇒ MDR contains the data which to be written into or read from the address.

⇒ processor communicates with devices which is known as servicing the ~~device~~ devices. This can service in two ways:-

① It can be used the polling routine, and the other way is to use an interrupt.

② Polling enables the processor software

to check each of the input and output devices frequently. During this check, the processor tests to see if any devices need servicing or not.

⇒ Interrupt method provides as external asynchronous input that informs the processor that it should complete whatever instruction that is currently being executed (and) fetch a new routine that will service the requesting device.

(ii) Multiple Instruction stream

(MIS) Single Data stream (MISD)

(iv) Multiple Instruction stream, Multiple

Data stream (MIMD)

General System Architecture

⇒ Store program Control Concept -

(i) Von-Neumann Model.

(ii) General purpose System.

(iii) parallel processing.

⇒ Flynn's Classification of Computers:-

(i) Single Instruction stream, Single Data stream (SISD)

(ii) Single Instruction stream, Multiple Data stream (SIMD)

(iii) ~~Multi~~ Multiple Instruction stream, Single Data stream (MISD)

(iv) Multiple Instruction stream, Multiple Data stream (MIMD)


1.1 STORE program Control Concept

ENIAC (Electronic Numerical Integrator & Computer) was first computing system designed in the early 1940s. It was based on stored program concept in which machine use memory for processing data.

Von-Neumann Model

This is based on:-

- uses A single processor
- use One memory for both instructions & data.
- Following the Fetch-decode-execute cycle.



Components of VN Model

① CPU:-

The part of the Computer that performs the bulk of Data processing operation is called as the Central processing unit.

And it is referred to as CPU.

⇒ It is an electric circuit responsible for executing instructions.

→ CPU:- ALU, CU (control unit), variety of registers.

② Buses:-

→ Address Bus carries the address of data (but not the data) between the processor and the memory.

⇒ Data Bus carries data between the processor, the memory unit and the input/output devices.

⇒ Control Bus Carries signals / Commands

From the CPU.

□ Memory - Unit

↳ Collection of storage cells together with associated circuits needed to transfer information in & out of the storage.

The internal storage of memory unit is specified by the number of words it contains and the number of bits in each word.

(Memory stores binary info in groups of bits called words)

→ 2 Major types of Memory:

→ ROM

→ RAM

General purpose system

Modified version of IVN Model.

→ CPU (ALU, CU, Registers)

→ Memory unit

→ Input, output

→ Connected by Bus

→ Includes data, Address, Control, Status lines


Flynn's Classification of Computers

(Organisation संरचना)

⇒ proposed by M.J. Flynn a classification for the organization of a computer system by the number of instructions and data items that are manipulated simultaneously.

⇒ The sequence of instructions read from memory constitutes an instruction stream.


⇒ The operations performed on the data in the cpu processor core constitute a data stream



→ Flynn's Classification of computers



SISD (Single Instruction & Data Stream)



⇒ SISD represents the organization of a single computer, a control unit, a processor unit & a memory unit.

Instructions are executed sequentially and the system may or may not have internal parallel processing capabilities, parallel processing can be achieved by means of multiple functional units or by pipeline processing.

SISD architecture is like von-Neumann computers.

Instructions → Decoded by CU → Sends instruction to processing unit → Execution


SIMD (Single Instruction & Multiple Data Stream)

⇒ SIMD → Includes many processing units
→ A common control unit (CU).

⇒ Receives the same instruction from CU but operate on different types of data.

The shared memory unit, must contain multiple modules so that it can communicate with all the processor simultaneously.

It is mainly dedicated to array processing machines. However, vector processors can also be seen as a part of this group.



MISD (Multiple Instruction & Data Stream)

It is only theoretical interest since no practical system has been constructed using this organization.

In this multiple processing unit operate on one single-data stream.

Experimental:-

Carnegie-Mellon c.mmp Computer (1971)




Fig: MISD

MIMD (Multiple Instruction & Multiple Data Stream)

Each processor has a separate program and an instruction stream is generated from each program.

Ex: Cray T90, Cray T3E, IBM-SP2




Fig: MIMD


Lesson-02

Computer Function & interconnection


Computer Components

Program:- A sequence of steps. For each step, an arithmetic or logical operation is done. For each operation, a different set of control signals is needed.

Programming in hardware:-



Programming in Software:-



① The Control Unit & ALU constitute the CPU.

② Data & instruction get into the system & gives us the result.

Input/Output:-

→ Storage of code (Input)

→ The result (Output)

Main Memory:-

CPU exchanges data with memory, for this purpose, it typically makes use of two internal (to the CPU) registers.

MAR → Specifies the address in memory for the next read or write

MBR → Memory The data to be written into memory,



or, receives the data read from memory.

I/O AR \rightarrow specifies particular I/O device

I/O BR \rightarrow exchange of data between

an I/O module & the CPU.

Architecture



- PC \rightarrow Program Counter
- IR \rightarrow Instruction Register
- EU \rightarrow Execution Unit
- MAR \rightarrow Memory Address Register
- MBR \rightarrow Memory Buffer Register
- I/O BR \rightarrow Input/output Memory Address
- I/O AR \rightarrow " " " " Address " "

Instruction Cycle

Instruction

⇒ The processing required for a single instruction is called an instruction cycle.

Two steps:-

→ Fetch cycle

→ Execute cycle

Fetch Cycle

→ Program Counter (PC) holds address of next instruction to fetch.

→ Processor fetches instruction from memory location pointed to by PC.

→ Increment PC

→ Instruction load into Instruction Register (IR)

→ Processor interprets instruction & performs required actions.

⊕ Interprets: processor interprets the instruction & performs the required action. These actions fall into four categories.

processor-memory:-

Data can be transferred from processor to memory or memory to processor.

processor-I/O:-

Data may be transferred to or from a peripheral device by transferring between the processor & an I/O module.

Data processing:-

The processor may perform some arithmetic or logic operation on data.

Control:-

An instruction may specify that the sequence of execution be altered.

For Example:- The processor may fetch an instruction from location 149, which specifies that the next instruction be from 182. The processor will remember this fact by setting the PC to 182. Thus on next fetch cycle, the instruction will be fetched from location 182, not from ~~150~~ 150.

Execute cycle

Processor - Memory :-

Data transfer between CPU & main memory.

Processor I/O :-

Data transfer between CPU & I/O module.

Data processing :-


Some arithmetic or logical operation on data.

Control :-

Alteration of sequence of operations

Example :- Jump.

The figure is in the form of a state diagram.



Operand:- The quantity on which an operation is to be done.

Description:-

(*) Instruction Address Calculation (IAC):-

Determine the address of the next instruction to be executed. Usually, this involves adding a fixed number to the address of the previous instruction.

(*) Instruction Fetch (IF):-

Read instruction from its memory location into the processor.

(*) Instruction operation Decoding (IOD):-

Analyze instruction to determine type of operation to be performed & operand(s) to be used.

(*) Operand Address Calculation (OAC):-

If the operation involves reference to an operand in memory or available via input I/O, then determine the address

of the operand.

* Operand Fetch (OF):

Fetch the operand from memory or read it from I/O.

* Data Operation (DO):

perform the operation indicated in the instruction.

* Operand Store (OS):

write the result into memory or out to I/O.

NOTE:-

The OAC appears twice, because an instruction may involve a read, a write & both.

Operand Address Relation (OAR):

If the operand involves addresses

of operand in memory or overlaid


via input I/O, then determine the

Instruction cycle with interrupts


The processor checks to see if any interrupts have occurred, indicated by the presence of an interrupt signal.

If no interrupts are pending, the processor proceeds to the fetch cycle & fetches the next instruction of the current program.

But, if interrupt is pending, the processor does the following:-



It suspends execution of the current program being executed and saves its content. This means, saving the address of the next instruction to be executed (current contents of the program counter) & any other data relevant to the processor's current activity. It sets the PC to the starting address of an interrupt handler routine.



Connecting

→ 3 basic types of Components :-

→ processor


→ Memory

→ Input/Output

The collection of paths connecting the various modules is called the interconnection structure.


Computer Modules

M2P or P2M :-



I/O to processor


or, processor to I/O :-



I/O to ~~or~~ Memory

or

Memory to I/O



Memory Connection

- Read
- write
- Timing

Input:-

Receive data from peripheral, send data to computer

Output:-

Receive data from computer, send data to peripheral.

CPU Connection

⇒ Reads instruction & data

⇒ Writes out data (after processing)

⇒ Sends controls signals to other units.

⇒ Receives interrupts.

Buses

⇒ A bus that connects major computer components (processor, memory, I/O) is

called a system bus.

This is used of one or more system

buses.

⊛ 32 bit data bus is 32 separate bit channels.

⊛ A system bus consists, typically, of from about fifty to hundreds of separate lines.

Each line is assigned a particular meaning

or function. The bus can be classified

into three functional groups:-

→ data


→ Address

→ Control Lines

There may be a power distribution lines

that supply power to the attached modules.

Bus interconnection scheme



Data Bus

provide a path for moving data among system modules carries data.

→ width is a key determinant of performance.

For example

If the data bus is 32 bits wide & each instruction is 64 bits long, then the processor must access the memory module twice during each instruction cycle.

⊗ It is bidirectional

MP → Memory or MP → I/O

and, Memory → I/O

⊗ Write operation :- put data on the data Bus

⊗ Read operation :- Data from specific memory & put it into the data bus.

Address Bus

① Carries Address only

→ Unidirectional

MP → memory
or, MP → I/O

Example:-

Processor wishes to read a word (8, 16 or 32 bits) of data from memory. It inputs the address of the desired word on the address lines.

→ 8085 has 16 bit address but giving 64K address space.



Control of Control Bus

→ Generate timing & control signals to control all the associated peripherals.

→ The data & address lines are shared by all components, there must be a means of controlling their use.

→ Command signals specify operations to be performed.

Some control signals are-

→ Memory write :- Bus written into the address location

→ Memory Read :- ~~Address~~ data from address location to be placed on the bus.

→ I/O write :- Output to the addressed I/O port
or I/O Read :- Addressed I/O port to be placed on the bus.

Transfer ACK :- Data accepted from or placed on the bus.

⊗ Bus request:- Module needs to gain control of the Bus.

⊗ Bus grant:- Indicates that a requesting module has been granted control of the bus.

⊗ Interrupt ACK:- Acknowledges that the pending interrupt has been recognized.

⊗ Clock:- Is used to synchronize operations.

⊗ Reset:- Initializes all modules.

~~Single~~ Single vs Multiple Bus

⊗ The greater the bus length & hence the greater the propagation delay. This delay can noticeably affect performance.

⊗ There will be problems if the aggregate data transfer demand.

So, to get rid from this multiple buses are used.

Bus Arbitration

⇒ Refers to the process by which the current bus & then leaves the control of the bus & passes it to another bus requesting processor unit.

The controller of the bus is known as bus master.

⊛ There are two approaches to bus arbitration :-

→ Centralized Bus Arbitration :-

A single bus arbiter performs the required arbitration.

Distributed B.A :-

All devices participating in the selection of the next bus master.

Central Bus Arbitration (CBA)

Three bus arbitration methods -

→ Daisy chaining Methods :-

All the bus masters use the same line

For making bus requests. The bus grant signal serially propagates through each master until it encounters the first one that is requesting access to the bus.

The device with the highest priority is placed in the first position. Followed by lower priority devices up to the device with the lowest priority, which is placed last in the chain.

* Polling or Rotating Priority Method:-

The devices are assigned unique priorities & complete to access the bus, but the priorities are dynamically changed to give every device an opportunity to access the bus.

* Fixed priority or Independent Request

Method:-

Each master has separate pair of bus request & bus grant lines & each pair has a priority assigned to it.


Dist

Distributed Bus Arbitration

All devices participate in the selection of the next bus master. Each device on the bus is assigned a 4 bit ID number. The priority of the device will be determined by the generated ID.

During any Bus cycle, the bus master may be any device - the processor or any DMA Controller Unit, connected to the Bus.

Associative Memory (Chapter 4, 5, 6 Pdf)



Memory Hierarchy Design

Levels of Memory:-

Level 1 or Register:-

One kind of memory in which data is stored & accepted that are immediately stored in CPU.

Most commonly used register is accumulator, program Counter, Address Register etc.

Level 2 or Cache Memory:-

Fastest memory, Data is temporarily stored for faster access.

Level 3 or Main Memory:-

Small in size, power is OFF data is vanished.

Level 4 or Secondary Memory:-

NOT as fast as Main memory but data stays here permanently.

Memory

Main-Memory
(RAM)

Auxiliary Memory

(lowest cost, highest capacity & slowest access)

provides backup for storage

→ Magnetic Discs

→ Magnetic Tapes




Fig: Memory Hierarchy.


* Main memory is created with Semiconductor integrated circuits.

ICs are classified based on two major units:-

→ RAM

→ ROM

RAM Diagram:- 128×8



(128 words of 8 bits (one byte) per word → Capacity)


State Buffer:- High impedance, Input Data
Data.

Function table of 128*8 RAM chip:-

CS1	CS2	RD	WR	Memory Function	State of Data Bus
0	0	x	x	Inhibit	High-Impedance
0	1	x	x	"	"
1	0	0	0	"	"
1	0	0	1	Write	Input data to RAM
1	0	1	0	Read	Output " " "
1	1	x	x	Inhibit	High Impedance

Cache Hit:- CPU यदि Data Cache memory में

Cache Miss:- CPU यदि Data Cache memory में
ना पाया।




$$\begin{matrix} (16)(127)(7F) \\ \hline 112 \\ \hline 15 \end{matrix}$$

Decimal to Hexadecimal

$$\begin{array}{r} 16 \overline{) 255} \\ \underline{160} \\ 95 \\ \underline{80} \\ 15 \end{array} \quad \begin{array}{r} 16 \overline{) 256} \\ \underline{160} \\ 96 \\ \underline{96} \\ 0 \end{array}$$

$$\begin{array}{r} 16 \overline{) 209} \\ \underline{160} \\ 49 \\ \underline{48} \\ 1 \end{array} \quad \begin{array}{r} 26 \overline{) 200} \\ \underline{156} \\ 44 \\ \underline{44} \\ 0 \end{array}$$

$$\therefore (209)_{10} = (D1)_{16}$$



14 67

$$\begin{array}{r} 64 \\ \times 8 \\ \hline 212 \end{array}$$

Cache Mapping (Direct)


Main memory :- Size: 64 words = ~~64 byte~~ = 64×8
~~= 212 bit~~

Block size: 4 words

No. of blocks in MM: $64/4 = 16$ 0, 1, 2, 3, 4, ... 15




Using 1 bit place we can address two locations.



Similarly, 2 bit place we can address 4 locations

Can be addressed



So, for 8 memory cell we will be needing


$$\log_2 8 = \log_2 2^3 = 3 \text{ bit places}$$

Similarly, for 64 bit words,

$$\log_2 64 = \log_2 2^6 = 6 \text{ bits}$$

↳ Physical Address bits

(Main memory sometimes referred to as physical Address Space & in this physical Address space there are 16 blocks and in order to locate each one of them we will be needing $\log_2 16 = \log_2 2^4 = 4$ bits



→ P.A. bits

these 2 will be used for addressing each word in each block

→ 4 bits

will be used → identifying blocks

Examples :-


That means :-

00 → 0th word

01 → 1st "

10 → 2nd "

11 → 3rd "



0 1 1 1 1

3 no. block

7

7 no. block


Proves

$$2^5 \cdot 2^4 \cdot 2^3 \cdot 2^2 \cdot 2^1 \cdot 2^0$$

$$0 \cdot 1 \cdot 1 \cdot 1 \cdot 1 \cdot 1$$

$$1608$$

$$0 + 16 + 8 + 4 + 2 + 1 = 31$$



The last block


1) We have a cache of 16 words & Block size = 4 words.

We know, Block size = Line size = 4 words

Number of lines in Cache : $16/4 = 4$

4 different lines,

$$\log_2 4 = \log_2 2^2 = 2 \text{ bits}$$



আমাদের মূল মেমোরি সিস্টেম থেকে যাচ্ছে Cache memory memory এর সিস্টেম এর মাধ্যমে যাচ্ছে। তাই Round Robin system

Round Robin:-


(0-3) MM এর মাধ্যমে চলে

(4-7) MM 11 মাঝে সুনয়াম


CM এর (0-3) তে বসতে থাকবে

এভাবে 16 পর্যন্ত নাড়লে আমলে

শাকলা



P.A bits split!



Why it is Tag bits! - Tag bits

Why ↓

0	0	1	2	3
1	4	5	6	7
2	8	9	10	11
3	12	13	14	15
⋮				
7	28	29	30	31
⋮				
11	44	45	46	47
⋮				
15	60	61	62	63





	2^5	2^4	2^3	2^2	2^1	2^0
	32	16	8	4	2	1
→ 12	0	0	1	1	0	0
→ 13	0	0	1	1	0	1
→ 14	0	0	1	1	1	0
→ 15	0	0	1	1	1	1

Also we witnessed that

This block no. 3, 7, 11, 15 are also mapped onto the same cache line → which is Line no


3 [11]

Block NO. - 27 Let's observe them too:



So, tag bits identify which one of the blocks is present in the cache. Means they are having a name...

This memory mapping is called direct mapping. As main memory blocks are mapped directly onto the cache aliases.






**KEEP
CALM
ITS TIME FOR THE
FINAL
EXAM**

Interrupt

→ High priority instruction generated by H/W or S/W to get immediate attention of CPU.

Ex: I/O device request for data transfer, power failure ~~error~~




ISR = Interrupt Service routine


→ Interrupt Handling Mechanism:-

- ① ~~CPU~~ As interrupt is generated, processor execute the ISR (Interrupt Service Request) & provide the request service.
- ② State of processor (Content of PC, General Register, PSW (processor status word)) is first saved in memory before servicing the interrupt.
- ③ when ISR is completed, the state of the processor is restored so that interrupted content may continue.

With INTR




Without INTR



⇒ We use it for improving the performance of CPU.

⇒ Overhead required to service the interrupt.

[Save, status, restore it] required time



Ex:

- Comes from I/O devices
- Timing devices
- Circuit monitoring
- Power supply → other external devices

- Register overflow → Format or protection violation
- Stack overflow
- Divide by zero
- Illegal opcode

Hardware errors → Data path error
 → Control error

Timeout → Endless loop of a program

External interrupt is Asynchronous

Internal interrupt is Synchronous

(External & Internal interrupt happens due to signal occur of the CPU)

Non-vector:-

Address of ISR is stored in a fixed address/location in memory.

That means, Device/Source does not provide the address of ISR.


Vectored:-

Source/device that interrupted provides the address of ISR to CPU.


And it's called as Interrupt vector.

(Address that inform the interrupt handler where to find the interrupt)

It is common when CPU has multiple peripherals connected



Priority Interrupt:-



⇒ CPU को मात्र आनेवाला I/O device द्वारा Interrupt Generate होगा use

→ जो मात्र पहले device को INTR generate करे उसे Priority System INTR देता है

→ Priority system में जो जो system में जो जो मात्र पहले device को INTR दान करावता है


आता service मिले जो priority अनुसार जो मिलेगा।

→ जो जो जो device को speed कम करे (Harddisk) जो जो जो जो speed (keyboard) जो

एक जो जो जो जो priority मिले।

polling → सर्वेक्षण


PI is types



Polling :-

→ It's a software method.

→ Processor INTR select करता है it branches to a common ISR. अगर कौन सा I/O device इस मॉड्यूल poll करता है कि कौन सा device INTR मंगल
 → ये method में प्रत्येक common branch address प्रत्येक अलग Interrupt है।



```

    polling instruction
    ↓
    (program structure)
    if (device[0]. Flag)
        device[0]. service();
    else if (device[1]. serviceFlag)
        device[1]. service();
  
```

→ ये branch address में प्रत्येक program code वाले मॉड्यूल poll करता है।
 → highest priority वाला source सबसे पहले checked है।
 → priority कौन सा device poll शुरू करता है।

Advantage :-

- Flexible और software
- Low cost और hardware

Disadvantage

- ① slow
- ② अगर interrupt है तो हमें उसका service करना पड़ेगा।

Priority INTR by H/W


→ प्रत्येक priority INTR manager मॉड्यूल। प्रत्येक interrupt request accept करता है।

→ प्रत्येक H/W में मॉड्यूल है जो सबसे पहले Fast
 → अगर speed बढ़ाए प्रत्येक INTR source प्रत्येक interrupt vector मॉड्यूल प्रत्येक उसका निम्न service routine access करता है।
 → NO polling is required.

- 2 way/methods:
 - serial priority INTR (daisy chaining priority method)
 - parallel priority INTR (uses priority INTR)


Daisy chaining L

VAD = Vector Address



- श्रृंखला device serially connected. और INR Request मिलता है।
- और priority (पहिले) जाके प्रथम गृहण श्य।
- तम Attention छान, (अबे INTR Request जाके CPU के INTR line पर जाके)
- CPU सिग्नल INTR ack signal जाके तम PI के तम प्रथम device के।
- यदि 2 device INTR Request जाके तब तम priority output ($PO=0$) जाके तब तम VAD के processor Data bus के जाके। ($PI=1$ & $PO=0$)
- यदि 2 device ना जाके तब $PO=1$ जाके INTR ACK signal next device के जाके। ($PI=1$ & $PO=1$)।
- तमला device-2 यदि ना जाके INTR। तबत $PI=0$ उ $PO=0$ जाके
- 2 device के $PI=1$ & $PO=0$ तब INTR Request जाके तब तब VAD data bus के जाके।
- Device तब जाके तबत तब priority उ तबे कमले जाके

Parallel priority



→ Consist: INTR register 4 bit set not separate by INTR devices.

→ priority: bits of position of first not priority not

→ Mask Register use 2ⁿ ATC Higher priority to service priority.
AND Lower priority service not can be disabled not.

→ Mask Register of mask bit with INTR register of INTR bit of priority of Encoder of Input (I_0, I_1, I_2, I_3) to mask not.

→ 2ⁿ output 2ⁿ AT VAD to can to 2ⁿ output.

→ Another output not IST (Interrupt Status FlipFlop of not)
AND INTR 2ⁿ of mask not.
IST output 2ⁿ not one or more inputs are set 1

→ The IEN (INTR Enable FlipFlop) can be cleared by program to provide an overall control over the INTR system.

→ OUTPUT OF IST & IEN is added along with INT ACK signal from cpu to an AND gate & provides a single signal to cpu.

→ The INT ACK enables bus buffers in OP registers & VAD is placed into the data bus.
Priority Encoder

→ Implement priority function. not not 2ⁿ INTR 2ⁿ highest priority priority not (2ⁿ logic)

Truth table

Inputs				u	output		Boolean Function
I_0	I_1	I_2	I_3		x	y	
1	x	x	x	0	0	1	$u = I_0' I_1'$
0	1	x	x	0	1	1	$y = I_0' I_1 + I_0' I_2'$
0	0	1	x	0	0	1	$IST = I_0 + I_1 + I_2 + I_3$
0	0	0	1	1	1	1	
0	0	0	0	x	x	0	

Maskable - Non-maskable

Maskable	Non-maskable
1] Hardware interrupt which can be disabled by the instruction of CPU	1] Can't be disabled by the instruction of CPU.
2] Can be handled after executing the current instruction.	2] The current instructions & status are stored in stack for the CPU to handle the interrupt
3] It helps to handle lower priority task	3] handle higher priority task.
4] It is used to interface with peripheral device.	4] It is used during emergency purpose. Like power failure, smoke detector etc.
5] It is slow	5] It is fast
6] May be vectored or non-vectored	6] vectored
7] Operation can be masked or made pending	7] Can't be
8] ^{Ex:-} RST 6.5, 7.5, 5.5 of 8085	8] Ex:- 8085 microprocessor.

1	0	0
1	1	0
1	0	1
1	1	1
0	0	0

Pipeline

- way of speeding up the execution of instruction
- decomposing a sequential process in sub-processes

Linear Pipeline

Cascade of processing stages which are linearly connected.


Depending on the control of data, 2 models:-

→ Asynchronous PM & (Handshaking protocol)

→ Synchronous PM (Clocked latches)

Asynchronous (Handshaking)

Data flow b/w adjacent stages controlled by this




⇒ S_i sends ~~send~~ Ready signal when it is ready to send data. S_{i+1} receives the ~~signal~~ ^{data} & send ACK signal back to S_i .

- It is useful for designing communication channels in message passing multicomputer
- It may have variance in performance rate because different amounts of delay may have different times.

$T =$ Clock period
 $T_m =$ Maximum stage delay
 $d =$ Latch delay
 $L =$ Latch
 $S =$ Stage

Synchronous Model:-

Uses Clock & Latches



⇒ This consists of cascade of processing stages (S_i). And these all perform arithmetic or logic operations over the data stream.

⇒ These stages are separated by high speed latches.


⇒ The arrival of clock pulse makes latches send the data to the next stage simultaneously.

⇒ And the pattern of successive stages is specified by reservation table.

		1	2	3	4	→ Clock cycle (Time)
Stages ↓	S_1	X				
	S_2		X			
	S_3			X		
	S_4				X	

Diagonal रेखा काटत लिन
 0 कोटि (जस रलन बाडोने)
 एकरे बुरु रल।

Non-linear pipeline processor



Three-stage non-linear

Three stage: - It performs diff. functions in diff. times.
(It is multifunctional)

$S_1 \rightarrow S_2$
 $S_2 \rightarrow S_3$ } linear connection

$S_1 \rightarrow S_3$ } Feed Forward connection

$S_3 \rightarrow S_2$
 $S_3 \rightarrow S_1$ } Feed backward connection

The output don't come from the last stage only.

It has two output x & y.

Reservation table

(x) Sequence :- $S_1 \rightarrow S_2 \rightarrow S_3 \rightarrow S_2 \rightarrow S_1$
Output

	1	2	3	4	5	6	7	8
S_1	X					X		X
S_2		X		X				
S_3			X		X		X	

For y output

$S_3 \rightarrow S_1 \rightarrow S_2 \rightarrow S_3 \rightarrow S_2 \rightarrow S_1$

	1	2	3	4	5	6	7	8
S_1	y					y		y
S_2		y		y				
S_3			y		y		y	

Here,

Multiple check mark:- (In a row)

	1	2	3	4
S ₁	X		X	X
S ₂				
S ₃				

For multiple check mark in a row, cycle different stage same

Multiple check in a column:-

	1	2	3	4
S ₁	Y			
S ₂				
S ₃	Y			

For multiple check mark in a column, cycle same stage different

Multiple check mark contiguous:-

	1	2	3	4
S ₁	X	X		
S ₂				
S ₃				


Multiple check mark contiguous in row & column, cycle different stage same

	1	2	3	4
S ₁	Y			
S ₂	Y			
S ₃				

Column wise, cycle same stage different

				X
		X		
	X			
			X	

Arithmetic pipeline:-



⇒ An arithmetic pipeline breaks any arithmetic operation into multiple arithmetic steps that can be executed one by one in segments in ALU.

⇒ In arithmetic pipeline the ALU of a computer is segmented for pipeline operations in various data formats.


For example:-

4-stage pipeline in Star-100,

8-stage pipeline in TI-ASC,

16-stage pipeline in Cray-I.

Instruction pipeline:-



⇒ In instruction pipeline, the execution of a stream of instructions can be pipelined by overlapping the execution of the current instruction.

The processor fetches the instruction from memory, decodes it & determines the kind of ~~perfor~~ operation it needs to perform. If the operation requires operands then the processor fetches the operands from the memory. Then executes it & stores it to the specified memory location.

Step	1	2	3	4	5	6	7	8	9
1	FI	DI	OF	EX					
2		FI	DI	OF	EX				
3			FI	DI	OF	EX			
4				FI	DI	OF	EX		
5					FI	DI	OF	EX	
6						FI	DI	OF	EX


Almost All Computer use this Instruction pipeline process

Instruction pipeline:

The flow of instructions through the pipeline is as follows:

In order to execute an instruction, the processor must first fetch it from memory. This is the first stage of the pipeline. Once the instruction is fetched, the processor must decode it to determine what operations it needs to perform. This is the second stage. The third stage is execution, where the processor performs the operations specified in the instruction. Finally, the processor must write the results of the operations back to memory. This is the fourth stage.

(Hazard in Pipelining)



In pipelining clock per Instruction = 1 cycle

(CPI) = 1
 शर्तों अर्थात् प्रति 1 clock 1 instruction का शर्त
 शर्तों अर्थात् Hazard का कोई delay शर्तों अर्थात् delay

अर्थात् कोई CPI = 1 शर्तों अर्थात्

suppose, we have a instruction,

$$R_2 \leftarrow R_2 + R_3 \rightarrow I_1$$


$$R_5 \leftarrow R_2 + R_4 \rightarrow I_2$$

So, here, I_1 or I_2 execute शर्तों अर्थात् I_1 का

IF/D → fetch & decode

OF → value transfer
↳ operand fetch

we have 5 stages pipeline



RAW-H.

⇒ এখানে, $R_1 \leftarrow R_2 \leftarrow R_2 + R_3$

$R_5 \leftarrow R_2 + R_4$

এই ক্ষেত্রে Instruction (I1) -এর 2য় clock-1 এর সময় start হয়। Instruction fetch করে। clock-2 এর (2য়) operand fetch হবে। R_2 's value গুলো নিয়ে তার Execution এ add করবে। R_2 যদি memory থেকে কোথা থেকেও থাকে তা হবে। Then added value R_2 পুনরায় R_2 তে লিখে দিচ্ছে।

কিন্তু I1 এ মধ্য C2 বিনে তখন I2 তার Instruction fetch start করে। সেখানে I2 R_2 এর value updated, value গুলো হয় old value দিয়ে কাজ সমাধান করতে থাকে। তাহলে এখানে একটা problem চলে আসে। তার নামে Hazard।

এখন write এর আগে Read করে ফেলবে এখন Read After write Hazard তখন সমস্যা মিচলি।


Structural Hazard

Multiple Instructions require resources (Memory, ALU, Cache) access simultaneously. Structure Hazard Occurs.

Example of a write-back processor. Instruction I_1 writes back to memory. Instruction I_2 accesses memory. This creates a structural hazard.

Control Hazard

Branch Condition is true.



Suppose I_1 memory = 500 is fetched. Next instruction

Fetch address is incremented to 501.

Address 501 is fetched. Instruction I_2 is fetched.

At time t_3 , instruction I_3 is fetched.

At time t_4 , instruction I_4 is fetched.

Instruction fetch starts.

For I_1 instruction execution at address


या execute करते २२

दिल्या ७००. किंवा I_2, I_3, I_4 एकरे समस्ये चलमान. आता
 हे मूल अथवा Hazard हेचि ह्या. ए (क) वाचते
 वाकि अकरल Instruction Flush करते शे.।
 या एकर Control Hazard या branch control
 Hazard

Write After Read Hazard (WAR):-

$$I_1: R_1 \leftarrow R_2 * R_3$$

$$I_2: R_2 \leftarrow R_4 + R_5$$



=> अथवा I_1 ए R_2 उ R_3 Read करते चर multiply


करते. I_2 ए fetch शे decode करते.

किंवा I_2 , I_1 एर समस्ये Instruction Fetch

करते (मूल). मदि I_2, I_1 एर write back करते

R_2 एर value update करते (मूल) आशले I_1

हेन value निशु उर करे करते.




WAR

ପର୍ବ 4 or 5 stage ପ୍ରଥମେ। ତତ୍ପରେ, RAW ଥିବାରୁ।
 ପର୍ବ ଚାହୁଁଥିବା ସମୟରେ write ଆସି ଥାଏ।

Example

Auto connection



⇒ ଏହାକୁ ଆମର Register - 0
 ଆଉ 1 କଡ଼ increment କରି
 write, then Read କରି।


WAR ବିଷୟ ନିମ୍ନ:-

Domain (I₁) → R₂ & R₃

Domain (I₂) → R₄ & R₅

Range (I₁) → R₁

Range (I₂) → R₂



So, Domain (I₁) ∩ Range (I₂) ≠ ∅

$$(R_2, R_3) \cap (R_2) = (R_2) \neq \emptyset$$

So, WAR Hazard ଥାଏ।

WAW Hazard

$I_1: R_3 \leftarrow R_1 * R_2$


$I_2: R_3 \leftarrow R_4 + R_5$

যদি R_1 ও R_2 multiply এর পর R_3 to save করতে হবে, R_4 ও R_5 Addition করে R_3 to save করতে হবে,

যদি I_1 execute হলে I_2 এর আগে। তবে যদি কোনো কারণে

delay হয় (multiply এর time যদি বেশি হয়, parallel system etc এর জন্য) অর্থাৎ I_1 এর R_3 এর value এর আগে I_2 এর R_3 value হয়ে যায়।

এটি WAW Hazard।



এই সমস্যাটিকে

WAW (রা) সমস্যা special moment এর হয়।
 (এ) (অর্থাৎ, যখন same register Different Instruction Access হয়)

কিন্তু কে কারণ মানে?

\Rightarrow IF,

$Range(I_1) \cap Range(I_2) \neq \emptyset$

$R_3 \cap R_3 = \neq R_3 \neq \emptyset$

Domain (I_1) $\rightarrow R_1$ & R_2

Domain (I_2) $\rightarrow R_4$ & R_5

Range(I_1) $\rightarrow R_3$

Range(I_2) $\rightarrow R_3$


pipelining Dependencies

The situations in which pipeline faces ~~stall~~ extra cycle without any operation.

Dependency:-

(1) Structural Dependency:-

Dependency is structural conflict एउ कुरा



यसैले, Instruction I₄ Memory Access सिले C₄ टारिने

सिक्का एकरै टारिने I₄ in " " " " Instruction

Fetch एउ कुरा ।

एउ काले यथात problem create 24 एउ I₄ C₄

टारिने Fetch कुरा पाउने ना, तसलै (I₄ C₅ टारिने


Fetch कुरा ।

Solution:- program memory o Data memory अगाती

Data Dependency:-

$$R_1 \leftarrow R_2 * R_3$$

$$R_4 \leftarrow R_1 * R_3$$



अर्थात्, R₁ आगे execute होना चाहिए I₂ के बाद।
 जब WB होना चाहिए I₂ के बाद memory access होना चाहिए।
 तब मात्रा में I₂ को updated value मिलेगी।
 इससे Data Dependency, solution:-

There is a register which store value temporarily, so that register will provide updated value.

Output dependencies:-

Instruction and Instruction এর আলাদা instruction update করে দেয়।

এখানে WAW Hazard ও বলে।

$I_1: R_0 + R_1 + R_2$

$I_2: R_3 * R_0 * R_2$

$I_3: R_0 - R_3 + R_1$

এখানে, connected value পা পাওয়ার জন্য I_3 ও

I_2 ও I_1 এর উৎস নির্ভরশীল আকারে I_2 I_1 এর

উৎস। যেহেতু I_1 এর WB হওয়ার পর I_2 start

হবে। I_2 এর উৎস I_3 হবে। এখানে OD.

Anti Dependency:- (WAR)

$I_1: R_1 \leftarrow R_2 * R_3$

$I_2: R_2 \leftarrow R_4 + R_5$

=) এখানে, I_1 এর আগে I_2 execute হলে updated value পাওয়া না। তবে আগে I_1 কে আগে execute

করে WB stage শেষ করতে হবে। আর এটার জন্য

I_2 এ stall cycle use করতে হবে। আর এখানে

Anti dependency (যদিও) Anti Dependency,

Control Dependency:

Flow Control এর জন্য (যদিও) dependency

I₁ | IF C₂ DE C₃ EX C₄ MA C₅ WB

I₂ IF DE EX MA WB

I₃ IF **DE** EX MA WB

I₄ **IF** **Jump**

I₁₀

এখানে, C₄ এ I₃ Decode করতে শুরু করেন। এতে

I₄ jump করতে শুরু করে। I₁₀ এ I₄ লিফট I₄ আসবে।

Instruction Fetch করা ফোলোই।

কিন্তু I₄ এ delay করতে stall cycle গননাতে

হবে।


এখানে (যদিও) dependency আছে (যদিও) Control

dependency,


Control dependency

RISC

(Reduced Instruction Set Computer)



RISC:-



⇒ It is designed to reduce the execution time by simplifying the instruction set computer.

Each instruction requires → only one clock cycle.

One clock cycle ⇒ Fetch, decode, executing

⇒ Hardware control unit | Instruction execution

Instruction uniformity maintain

programme for segment to divide

Load store architecture वल (एकै काले execute 2य करे),

Instruction Simplified करे। Pipelining करे 2य।

Fetch, Decode, Execute 2य।

→ Operation गुना register to register 2य।

Cache Coherence

A situation where multiple processor cores share the same memory hierarchy.


- Relatively few instruction
- " Few addressing mode
- Limited memory access to LOAD & SAVE Instruction
- Single cycle instruction execution
- Fixed length & easily decode instruction format.

⇒ It is designed to address the execution time of simplifying the instruction set computer. Each instruction addresses only one data value. One clock cycle → fetch, decode, executing. The hardware control and single instruction flow. Instruction that initially maintain the register to program to program.

Cache coherence

A situation where multiple cores share the shared memory hierarchy. Consistent data is not always Cache ~~is~~ a problem ~~is~~ Cache coherence problem.


এক multi processor এর মধ্যে এক processor অন্য processor এ যদি তখন এক problem টা হয়। অর্থাৎ, P_1 processor এ কাজ করার জন্য বেশি থাকলে কিছু কাজ P_2 এ shift হয়। তখন এক সমস্যা দেখা যায়। অর্থাৎ I/O module এর কারণে হতে পারে।



Cache coherence দুইটা অর্ধে হয়

- Write Through
- Write back.

Write Through! -



উদাহরণ

processor P_1 → Instruction execute করার পর

উদাহরণ value updated হয় 5 হতে 8 হয়। কিন্তু অন্য
সময় বাকি processor এর value ভিন্ন থাকে।


Write Through তে মধ্যম processor এ value updated
হয়, কিন্তু তখনই memory এর value updated হয়
মাত্র। মাত্র তখন বাকি processor মধ্যম value
access করে memory হতে তখন অন্য value
Same হয় মাত্র।

Cache coherence शत वीरुत सऱ Snoopiगु based सऱ Snoopi Based protocol use करु शत ।

=) मधुन processor एतु मरधुन वरुन शत एतु एतुन Cache शत, मर main memory एतु मरुत मरुत शत एतु एतुन Data Invalid, modify एतुन मरुत शत ।


Snoopy Based protocol :- (1) write update :-

write through update :-



=) एतुन write UPDATE शत वरुन processor मरुत शत मरुत मरुत UPDATE शत ।


write back :-



=) एतुन मर processor process करुत मरुत dirty bit add शत । मरुत ए main memory ए update शत । मरुत शत वरुन processor मरुत ।


(A) Write Invalidate protocol:-

(i) Write Through:-



=> এখানে, processor P₁ instruction execute করে P₁ = 10 হয়েছে। এখানে, P₁ UPDATE করতে চায়।
 -> তাকি processor = invalid করে দেয়।
 এবং Main Memory @ P₁ এর value UPDATE করে দেয়।


(ii) Write Back:-



=> এখানে, P₁ এর UPDATE শুনল কারিগুরা (processor) Invalid হয় যায়। এবং Processor এ Dirty bit add হয়।
 এখানে memory এর Dirty bit এর দ্বারা UPDATE হয়।


ILP (Instruction Level parallelism)

It is a measure of how many of the operations in a computer program can be performed simultaneously parallelism.




एक ही program को processor जोर 4 जोर जोर। एकर जोर जोर execute करे एकर output मिले। (Very Fast)

Here, ILP is a measure (1 unit time में कितने operation computer execute करे पावे)



एक एक CPU एक एक करे execute करे। एकर time 4।

⇒ किन्तु - किन्तु किन्तु (एकर जोर जोर) problem faced है (shared dependencies)



CPU - 1 $S = a + b$ execute करे
CPU - 2 $t = e + d$ " "
CPU - 3 एकर जोर जोर एकर value करे ना। एकर जोर जोर एकर value करे ना। एकर जोर जोर एकर value करे ना।
dependencies रहे।
एकर जोर जोर problem है shared dependencies

② Simplify the compiler.

Superscalar → CPU that implement a form of parallelism

Called ILP with in a single processor it

can execute more than one instruction during

by simultaneously disp.

ILP (Instruction Level parallelism)

Ex: - 4 operations can be carried out in single clock cycle. So there will be four functi

3 ways:-

1) Sequential Architecture

program is not expected to convey any information regarding parallelism to hardware. Ex: Superscalar

Arch.

2) Dependence Architecture

mentions info regarding dependencies between operations like data flow architecture.

3) Independence Arch

prog gives info regarding which operations are independent of each other so that they can be executed instead of the nops.

LECTURE


31.10.22

Computer Architecture


Interrupt:-

Establishing Priority of Simultaneous Interrupt:-


There are two methods of it



⊛ Polling:-



A software method by which an interrupt method is controlled.



Code:-

```
if (device [0]. Flag)
    device [0]. service ();
elseif ( device [1]. Flag)
    device [1]. service ();
```

Use:-

Benefit:- Low cost


Problem:- Slow, one-by-one service.

Priority Interrupt Manager:-

It works (3 types)

- Accept all generated interrupt
- Identified by Hardware (priority interrupt) by hardware
- Interrupt vector

Daisy chaining / Serial P.I :-



$PI = 1$ $PO = 1$

$PI = 0$ $PO = 0$

$PI = 1$ $PO = 0$

এখানে,

$PI = 1$, $PO = 0$ কল্পনা, suppose device - 1 এর

$PO = 0$ হলে device - 2, device - 3 @ signal বা data

লিফট না। আর এই জন্যে parallel P.I এর


প্রাসঙ্গিক পড়ে।

(Interrupt) বা (Interrupt) এর

$PI = 1$, $PO = 1$ হলে এখানে Interrupt Generate

হয় নি।

parallel priority Interrupt:-



এই প্রক্রিয়া

এই প্রক্রিয়ায় (priority) বা (priority) এর

প্রক্রিয়ায় (priority) বা (priority) এর

এই প্রক্রিয়া

এই প্রক্রিয়া

এই প্রক্রিয়া

এই প্রক্রিয়া

14th, November, 2022

Monday

Computer Architecture


Without Pipeline → একসাথে কাজ

Pipelining :-

↳ way of speeding up the execution of instruction

↳ decomposing a sequential process in sub process.

Example :-



$A_i \times B_i + C_i$ $i = 1, 2, 3, \dots, N$

Load A_i & B_i


$R_1 \leftarrow A_i$

$R_2 \leftarrow B_i$

Multiply & Load C_i $R_3 \leftarrow R_1 * R_2, R_4 \leftarrow C_i$

$R_5 \leftarrow R_3 + R_4$

S_3 Add



S = Segment

এখানে ডেটা ডেপেন্ডেন্স বাক
 হয়। Without Pipeline এ
 একেবারে পুরা segment
 শেষে চাওয়া segment এর
 কাজকরু হয়। এতে সময়
 বেশি লাগে

With pipelining

CLK pulse Number Segment 1 Segment 2 Segment 3

R_1 R_2

R_3 R_4

R_5

1

A_1 B_1

2

A_2 B_2

$A_1 * B_1$

3

A_3 B_3

$A_2 * B_2$

$A_1 * B_1 + C_1$

4

A_4 B_4

$A_3 * B_3$

$A_2 * B_2 + C_2$

5

6

2 = segment

P.T.O



General Structure of 3 segment pipeline:-







Figure \rightarrow Linear pipelining (General Structure)

Asynchronous pipelining Model:-

\Rightarrow Data Flow between adjacent stages are controlled by handshaking protocol.



Clock latch

⊗ Clock-latch একসাথে থাকলে টেম্পো হবে Synchronous.

Synchronous Pipelining Model :-







Figure - 1 Linear Pipelining (General structure)

Linear Pipelining Model :-

=> Data flow between adjacent stages will be controlled by handshaking protocol.




22.11.22

Tuesday

Computer Architecture

Non-Linear Pipeline Processor



→ A three stage non-linear pipeline

S1 → S2 } Streamline Connection
S2 → S3 }

S1 → S3 } feed forward Connection

S3 → S2 } Feedback
S3 → S1 }

Ques! - Non Linear pipeline describe in 1

→ Figure

→ निम्नलिखित चित्र देखें।

Reservation Table

Answer -

	1	2	3	4					
S_1	X								
S_2		X							
S_3			X						
S_4				X					

Reservation Table Linear is always diagonal and

when 1st stage complete then another stage

starts

processing sequence for output X

	1	2	3	4	5	6	7	8
S_1	X					X		X
S_2		X		X				
S_3			X		X		X	

sequence: (of output)
 $S_1 \rightarrow S_2 \rightarrow S_3 \rightarrow S_2 \rightarrow S_3 \rightarrow S_1 \rightarrow S_2 \rightarrow S_3$

① $S_1 \rightarrow O/P X$

② $S_1 \rightarrow S_2 \rightarrow S_3 \rightarrow S_2 \rightarrow S_3 \rightarrow S_1 \rightarrow O/P X$

③ $S_1 \rightarrow S_3 \rightarrow S_1 \rightarrow O/P X$

processing sequence for o/p $y \rightarrow s_1 \rightarrow s_2 \rightarrow s_3 \rightarrow s_1 \rightarrow s_3$

	1	2	3	4	5	6
s_1	y				y	
s_2			y			
s_3		y		y		y

Multiple usage in a row:-

Continuous

Back to back ~~not~~ Continuous ~~not~~

	1	2	3	4	5
s_1					
s_2		x	x		
s_3					x

(stage same, cycle different)
(Extended)

multiple check mark in a row:

	1	2	3	4
s_1	x			x
s_2				
s_3	x			

(Repeated)
(Extended used in a different cycle & same stage)

Multiple check mark in a column:-

	1	2	3
s_1	y		
s_2			
s_3	y		

(Contiguous in 2nd 3 cycle same stage different)

Multiple check mark contiguous:-


	1	2	3
s_1	y		
s_2	y		
s_3			

(Simultaneous in a cycle stage different)

28.11.22

Computer Architecture

Dependencies:- (निर्भरता) - (PLP का)



(part of the processors h/w needed by two or more instructions)

Structural Hazard

Control Hazard

(due to branches)


Resistor Renaming

<p>Here Hazard → Incorrect Result</p> <p>RAW → Read After Write</p> <p>WAR → Write After Read</p>	<p>WAW → write After write</p>
---	--------------------------------

ILP (Instruction Level parallelism)

↳ Measure of how many operation in a computer program can be performed simultaneously.

↳ potential overlap among instruction



i+1 → - -

WAR: → i+1 sub R4 R5 R6

$$R4 = R5 - R6$$

i+1 add R5 R2 R3

$$R5 = R2 + R3$$

i+2 mul R5, R5, R7

$$R6 = R5 * R7$$

Instruction i+1 writes operand R5 before instruction i needs it.




**KEEP
CALM
ITS TIME FOR THE
FINAL
EXAM**

Modes of Transfer:-

=> Data Transfer between central Computer & Input Output devices may be handled in several modes, like :-

- > programmed input - output } CPU as an intermediate path
- > Interrupt initiated Input - output }
- > Direct Memory Access } Direct Transfer to memory.



programmed Input - output:-


the CPU stops in program loop (polling) until the I/O device

→ Result of I/O instructions written in computer program.

→ Each data transfer is initiated by an I/O instruction in the program (to access register/memory on a device).

→ Transferring data under program control requires constant monitoring of the input output devices by the CPU.

[In program I/O, CPU makes a request & then CPU stays in program loop (polling) until the I/O device indicates that it's ready for data transfer]



→ The input output device takes no further action to alert CPU [doesn't interrupt CPU]

Disadvantage:-

→ Time consuming process since it keeps CPU busy needlessly.

→ To avoid this problem interrupt facility can be used.

Interrupt-Initiated I/O:-

(Basically CPU keeps doing other works, instead of waiting for the I/O request)

→ Instead of continuously monitoring of CPU interface will be informed to issue an interrupt request signal when data are available from the device.

→ CPU proceeds to execute another program & interface keeps monitoring the device

→ When device is ready for data transfer it generates interrupt request.

→ Upon detecting the external interrupt signal the CPU stops the task it is performing, processes the I/O data transfer & then resumes the original task it was performing.


CPU sends read request to I/O

CPU does other tasks

CPU receives Interrupt (From device)

CPU reads word from device

CPU writes word to main memory



Next instruction

(iii) Direct Memory Access (DMA):-


TO transfer large blocks of data at High-speed between external device & main memory DMA-approach is used oftenly.

→ DMA allows data transfers directly between Input output device & main memory with minimal interaction of CPU.

⇒ DMA means CPU grants I/O interface authority to read from & or write to memory without its involvement.

⇒ DMA itself controls data transfer between Main Memory & I/O device.

⇒ CPU is only involved in the beginning & at the end of the transfer and interrupted only after entire block is transferred



CPU sends read request to DMA Unit

CPU does other tasks

CPU receives DMA interrupt (From I/O devices)


Next instruction

⇒ CPU asks the DMA Controller to transfer data between a device & Main Memory & the CPU proceeds to do other tasks.

⇒ The DMA Controller issues a requests to the I/O device, waits & manages data transfer between the device & main memory.

⇒ When data transfer is finished, the DMA Controller interrupts the CPU.

Direct memory Access



⇒ DMA is an I/O technique that provides direct access to the MM to speed up the memory operation. while CPU is temporarily disabled.

⇒ The process is managed by a chip known as DMA Controller (DMAC).

⇒ I/O devices are connected to system bus via a special interface circuit called DMAC.

⇒ Both CPU & DMAC have access to MM via a shared system bus having data, address & control lines.

⇒ During DMA transfer, the CPU is idle & has no control of the system bus.


⇒ DMAC temporarily borrows the address bus, data bus & control bus from the

CPU & transferred data between I/O

devices & MM.

→ DMA transfer is also used to do high speed memory to memory transfer. Ex: - USB drive

Making CPU Idle



One common method with two special control signals.

① Bus Request (BR)

② Bus Grant (BGr)




Figure:- MAKING CPU Idle.

① The I/O wants to transfer data to with MM.

② I/O sends DMA request to DMA C.

③ DMA C sends BR signal to CPU. For the buses.

(4) DMAe waits for the BR signal from CPU.

(5) CPU relinquishes control of buses, places A Bus, DBus, RD & WR lines into a high impedance state.

(6) CPU activates BR signal & become in idle state.

(7) DMAe takes control of buses & conduct direct memory transfers without CPU intervention.

(8) When DMA transfer terminates, it disable BR signal.

(9) Then the CPU disables BR signal, takes control of the buses & returns to its normal operations.

DMA transfer are of 2 types:-

1) Burst Transfer (Block Transfer):-

↳ A block of sequence consisting of a number of memory words is transferred in continuous burst while the DMA is master of the memory buses.


This mode is needed for fast devices such as magnetic disks where data transmission can't be stopped or slowed down until an entire block is transferred.

2) Cycle Stealing :-

Allows DMA to transfer one data word at a time, after which it must return control of the buses to the CPU.

The CPU merely delays its operation for one memory cycle to allow the direct memory I/O transfer to steal one memory cycle.

This mode is used by slow devices such as keyboard.



A device which allows "Direct Memory Access" is called DMA Controller.





Fig:- DMAc

Block Diagram:-



→ The DMAC needs the usual circuits of an interface to communicate with the CPU & I/O devices.

DMAC has 3 registers

→ AR (Address Register)

→ WCR (word Count Register)

→ CR (Control Register)

Address Register:

It contains address. It is incremented by 1 after each word is transferred to memory.

WCR: It holds the number of words to be transferred and it is decremented by 1 after each word transferred and internally tested for 0 (zero).

CR: It specifies the mode of transfer such as read or write the memory.


Description:

- ⇒ DMAc communicates with CPU via data bus and control lines.
- ⇒ The registers in DMA are selected by the CPU through the address bus by enabling DS & RS inputs.
- ⇒ The RD & WR inputs are bidirectional.
- ⇒ When BGr is 0, the CPU can communicate with the DMA registers through the data bus to read from or write to the DMA registers.
- ⇒ When BGr = 1, the CPU has relinquished the buses & the DMA can communicate directly with memory by specifying an address in the address bus & activating RD or WR control.

Handwritten header text, possibly "DMA Transfer".

DMA communicates with the external I/O devices through the request & acknowledgement lines by using handshaking procedure.

=> DMA Transfer:-



Figure! - DMA Transfer.


Ques:- Cache coherence problem? Discuss it. And its solution,

Ans:- A discussion of the problem and its solution.

Cache Coherence (VVIQm)

Cache memory contains same value

processor



processor, P-1 read request to MM of value 5.

Cache

Consistent Data Cache Problem

Cache coherence problem

It is a challenge of multiple

performance processor use

process migration to solve C.C problem

ଅର୍ଥାତ୍, P_2 ର ଲେଖା P_1 କାର୍ଯ୍ୟ P_2 ର ଲେଖା କାଗଜ

କାଗଜ

I/O module ର ଲେଖା 2 ଲେଖା

Cache coherence ବ୍ୟବସ୍ଥା 2 ଲେଖା

(i) write through

(ii) write back

write through

(processor P_1 →) Instruction execute

କାର୍ଯ୍ୟ କାଗଜ problem 2 ଲେଖା

$$P_1 \text{ ର ଲେଖା } n+3 = 5+3 = 8 \text{ ଲେଖା}$$

କାର୍ଯ୍ୟ କାଗଜ କାଗଜ main memory ର update କାର୍ଯ୍ୟ

କାର୍ଯ୍ୟ P_1 ଓ P_2 କାର୍ଯ୍ୟ କାର୍ଯ୍ୟ same value update କାର୍ଯ୍ୟ

write back

write policy କାର୍ଯ୍ୟ

P_1 ର change କାର୍ଯ୍ୟ P_1 ର dirty bit


set କାର୍ଯ୍ୟ (କାର୍ଯ୍ୟ), (2) processor ର କାର୍ଯ୍ୟ 2 ଲେଖା (କାର୍ଯ୍ୟ)

processor ର set କାର୍ଯ୍ୟ (କାର୍ଯ୍ୟ) । କାର୍ଯ୍ୟ କାର୍ଯ୍ୟ MM ର

କାର୍ଯ୍ୟ update କାର୍ଯ୍ୟ ।

Snooping based protocol

→ Intel, AMD



Cache coherence

Solve of Cache coherence

① Snooping based protocol (Bus based protocol)

② Directory Based protocol

Snoopy bus :- (उक्ति का)

write update → write through

u → write back

write Invalid → write through

u → write back

Write Invalidate:

write through

write back

Invalidate data

Directory protocol:

Cache update
store old protocol
snooping based protocol.

MESI protocol:-


M → Modified

E → Exclusive

S → Shared

I → Invalid

Modified:




Snoopying problem

processor
data invalid, modify

problem

Write Invalidate protocol



Processor - P₁ → Instruction execute করা পর

P₁ = 10 শলা।

তর পর WIP তে P₁ এ update করা

Processor invalid করে দেওয়া

Write Through:-

এর use করতে MM এ 5 রাখা
10 শলা update করা immediately


WB (write Back)

MM এ update করা

তর পর P₁ এ Dirty bit add করা 101

তারপর update

write update! P2



write update 2nd processor may write processor update 2nd

write Through!

MM to 520 10 update 2nd processor may write
MM 520 10 address 2nd

write Back!

dirty bit set 2nd then update 2nd
MM 51
processor dirty bit address

Risk Architecture

Characteristic (or) 200

Characteristic:

(or) mainly Hardware control. error detect

(Instruction error) Uniformity maintain

Instruction

Programme. Segment divide

→ Data Load Store Architecture

(error, ~~error~~ instruction execution error 20)

→ Instruction simplified

→ Pipelining (or) 20

→ Instruction Fetch or decode 2000

Risk Arch or part 1

→ operation register to register 20

Load & register

→ Addressing mode

- Risk Arch
- RA regst load - register load बनाये ?
- $\vec{}$ कि Hardware में micro control discuss
- Hazard का सही कारण Ask कराए (अब प्रभात)
- उ (कमालिय कि problem arise हम समझें)
- ↳ Data, Branch.

PPT NO-25 (Branch prediction

- किताब 24) की समझ
- predictions का प्रकार - → अलग-अलग नाम द्वारा विभाजित

[INTR, pipelining, modes of P transfer

- Cache coherence का ? protocol सूना ?
- Solution

→ ~~Instruction~~ [ILP] → (मिथा 21)

→ MLP [मिथा 21]

→ (A number measure of avg number of instructions)

- Data dependencies, Control dependencies, Structural hazard.

→ ~~ILP~~